

Popcorn Linux: System Software for Heterogeneous Hardware

Sang-Hoon Kim

Postdoctoral Associate


Systems Software Research Group




May 25, 2018

Trend towards heterogeneous systems

• Clear that microprocessor trends have shifted since 2005




Micro-architectural heterogeneity is already here



Micro-architectural heterogeneity is already here



But only for homogeneous instruction set architecture (ISA) Can we utilize heterogeneous-ISA?





iPhone X

Galaxy S8




Different ISA, different execution profile

- "Harnessing ISA Diversity: Design of a Heterogeneous-ISA Chip Multiprocessor," Venkat and Tullsen (UCSD), ISCA'14
 - RISC vs CISC
 - Register memory architecture vs load/store architecture
 - Vector instruction support (e.g., SIMD)
 - Power efficiency per instruction
 - Pipeline depth
 - Degree of parallelism

Different ISA, different execution profile


• "Harnessing ISA Diversity: Design of a Heterogeneous-ISA Chip Multiprocessor," Venkat and Tullsen (UCSD), ISCA'14



Performance of bzip2 for different peak power budgets

ISA affinity opens up opportunities

• Can improve performance and energy consumption by migrating work to an optimal-ISA node



Challenges in exploiting the ISA affinity


- Relocate execution across machine boundaries
 - Single-chip/board heterogeneous-ISA architecture is not available
 - Not obvious even between homogeneous-ISA machines
- Deal with discrepancies between ISAs
 - Let assume ISAs have the same endian and primitive data type size
 - However, register set, stack layout, executable layout, ...
- Want to run applications as-is
 - Cost(developer/software) >>> cost(hardware)
 - Can enable future-proofing important for legacy!

Popcorn Linux considers programmability

```
Serial
                                                                                                               OpenCL
         void full verify(void)
                                                                              void full verify( void )
           INT TYPE i, j;
                                                                                cl kernel k fv0, k fv1;
           for( i=0; i<NUM KEYS; i++ )</pre>
                                                                                cl mem m j; cl int ecode;
              key buff2[i] = key array[i];
                                                                                INT TYPE *g j;
                                                                                INT TYPE j = 0, i;
           for( i=0; i<NUM KEYS; i++ )</pre>
                                                                                size t i size:
             key array[--key buff ptr global[key buff2[i]]]
                                                                                size t fv0 lws[1], fv0 gws[1];
                 = key buff2[i];
                                                                                size t fv1 lws[1], fv1 gws[1];
                                                                                j size = sizeof(INT TYPE) * (FV2 GLOBAL SIZE / FV2 GROUP SIZE);
                                                                                m j = clCreateBuffer(context, CL MEM READ WRITE, j size, NULL, &ecode);
                                 MPI
                                                                                k fv1 = clCreateKernel(program, "full verify1", &ecode);
                                                                                k fv0 = clCreateKernel(program, "full_verify0", &ecode);
void full verify(void)
                                                                                ecode = clSetKernelArg(k fv0, 0, sizeof(cl mem), (void*)&m key array);
 MPI Status status;
 MPI Request request;
                                                                                ecode |= clSetKernelArg(k fv0, 1, sizeof(cl mem), (void*)&m key buff2);
 INT TYPE
            i, j;
                                                                                fv0 lws[0] = work item sizes[0];
             k, last local key;
                                                                                fv0 gws[0] = NUM KEYS;
 INT TYPE
                                                                                ecode = clEnqueueNDRangeKernel(cmd queue, k fv0, 1, NULL,
                                                                                      fv0 gws, fv0 lws, 0, NULL, NULL);
 for( i=0; i<total local kevs; i++ )</pre>
   key array[--key buff ptr global[key buff2[i]]- total lesser keys]
                                                                                ecode = clSetKernelArg(k fv1, 0, sizeof(cl mem), (void*)&m key buff2);
       = key buff2[i];
                                                                                ecode |= clSetKernelArg(k fv1, 1, sizeof(cl mem), (void*)&m key buff1);
 last local key = (total local keys<1)? 0 : (total local keys-1);</pre>
                                                                                fv1 lws[0] = work_item_sizes[0];
                                                                                fv1 gws[0] = NUM KEYS;
 if( my rank > 0 )
                                                                                ecode = clEnqueueNDRangeKernel(cmd_queue, k_fv1, 1, NULL,
   MPI Irecv( &k, 1, MP KEY TYPE, my rank-1, 1000, MPI COMM WORLD,
                                                                                      fv1 gws, fv1 lws, 0, NULL, NULL);
       &request );
 if( my rank < comm size-1 )</pre>
                                                                              . . .
   MPI Send( &key array[last local key], 1, MP KEY TYPE, my rank+1,
                                                                              }
       1000, MPI COMM WORLD );
 if( my rank > 0 )
   MPI Wait( &request, &status );
. . .
                                                                                                                                               NPB IS
```

Popcorn Linux

Software framework to run applications *"as-is"* on heterogeneous-ISA hardware




http://popcornlinux.org

Outline

- What for heterogeneous-ISA systems?
- Introduction to Popcorn Linux
- Our approaches in Popcorn Linux
 - Compiler
 - Runtime
 - Operating System
- Ongoing work


Previously: Popcorn Linux for replicated kernels

- Run multiple kernels on a single system
 - Run a kernel on a subset of processors in a system
 - Primarily for OS scalability
- Provide a single system image over the multiple kernels
- Migrate processes across the kernel boundary




Popcorn Linux for heterogeneous ISAs

- Extend the replicated kernel concept over multiple **nodes**
 - Exploit the execution migration feature
- Allow threads in a process to be split over multiple nodes
- Support execution migration across ISA-different nodes




Popcorn Linux yields performance and energy gains over homogenous-ISA

- "Breaking the boundaries in heterogeneous-ISA datacenters," Barbalace et al., ASPLOS'17
 - Workload sets drawn from HPC benchmark suite (NPB)
 - Yields 30% energy savings on average (max is 66% for set-3)




How Popcorn Linux work?




Popcorn Compiler Compilation

- Built on top of clang/LLVM
- Application source lowered into LLVM IR
 - Insert migration points
 - Migration only at "equivalence points"; e.g., function entry/exit
 - Analyze liveness of variables
- IR passed through each ISA backend for generating code
 - Instrumentation to generate metadata (e.g., live locations)
- A post-process aligns code and data in uniform layout




Popcorn Compiler Multi-ISA binary

- Migratable across ISAs
 - Single .data section, multiple .text sections (one per-ISA)
 - Global data (.data), code (.text) and TLS aligned across all compilations
 - Pointers are valid across all ISAs
 - State transformation metadata
 - Added to binary for translating registers/stack between ISA-specific formats



Popcorn Compiler Multi-ISA binary

- Migratable across ISAs
 - Single .data section, multiple .text sections (one per-ISA)
 - Global data (.data), code (.text) and TLS aligned across all compilations
 - Pointers are valid across all ISAs
 - State transformation metadata
 - Added to binary for translating registers/stack between ISA-specific formats




Popcorn Runtime


- Transform registers and stack between ISA-specific formats
 - Refer to the transformation metadata in the binary
- Two-phase process
 - Read compiler metadata describing function activation layouts
 - Rewrite stack in its entirety from source to destination ISA format
- After transformation, runtime invokes migration
 - Pass destination ISA's register state and stack to OS



Popcorn Runtime Stack transformation




Popcorn Runtime Stack transformation



Popcorn Runtime Stack transformation

Stack




Popcorn Kernel

- Based on Linux kernel v4.4.55
 - Working on x86-64 and aarch64
- Tried to be <u>architecture-agnostic</u>
 - Except for register and PTE manipulation
- Relocate/distribute threads over multiple nodes
 Migrate threads
 Provide consistent memory
 Migrating entire memory is infeasible
 Should provide sequential consistency




Popcorn Kernel Migrating execution

- Equivalent to context switching across machines
- At origin: Save the execution context
 - The runtime provides the register set
 - thread struct + mm struct
- At *remote*: Restore the context on a thread
 - Fork a kernel thread, and downgrade it to a user thread
 - Construct mm struct and associate it with the thread
 - Setup register set and thread_struct
 - Return from the kernel space
 - → Resume execution as if returned from system call



Remote


Distributed thread execution in action



High-speed low-latency interconnect

Providing a consistent memory view to distributed threads


- The origin controls the ownership and data
 - Origin owns all pages in the beginning
 - Contact origin to get an ownership and data for pages
- Read-replicate, write-invalidate protocol at page granularity
 - To exploit the common cases in memory-intensive workloads
- Implemented in the virtual memory system in operating system



Taming concurrent page faults with leader/follower model

- Coalesce multiple faults and handle with a single operation
- Leader
 - The first thread that starts a page fault operation for a page at a moment
 - Execute the fault handling operation for the page
 - E.g., bring the page from remotes, fix up page table, flush TLB, ...
- Followers
 - Threads that can utilize the leader's outcome
 - Wait for the completion of the leader's fault handling
- Otherwise
 - Wait or retry





Reducing false page sharing

- Inherent in page-level consistency protocol
 - A page can bounce between nodes if they access different data object in the same page
- Behavior analysis tool helps to identify false page sharing
 - Analyze page fault events collected in profiling mode
 - Pinpoint to the location in code
 - # of faults, type of faults, type of program objects


Program Object	ł	Number of Accesse	3	I R	/	W		/ I	
stack/mmap	i	28068523		12589437	7 4053812 11425274				
heap	I.	2198224 1265049 464711		L	468464				
_dlfcn_hooks	I	13184		2261		5646		5277	
Location	1	Number of faults		r /		W	/	I	
numa-PageRank.C:81	i	14010634	i.	10664750		0		3345884	
numa-PageRank.C:145	I.	11661205	1	0	3	350227		7810978	
numa-PageRank.C:212	L	2140582	1	1450619		0		689963	
graph.h:52	L	1574677	1	1572864		0		1813	
polymer.h:2395	L	536313	1	0	1	507966		28347	
utils.h:301	I.	124023	1	117731		0		6292	
utils.h:256	I.	123871	1	0	1	117731		6140	
graph.h:46	Т	36732	I.	36622		0		110	

Reducing false page sharing

- Inherent in page-level consistency protocol
 - A page can bounce between nodes if they access different data object in the same page
- Behavior analysis tool helps to identify false page sharing
 - Analyze page fault events collected in profiling mode
 - Pinpoint to the location in code
 - # of faults, type of faults, type of program objects

Application		Mod. Lo C			Арр	Mod. LoC				
Simpl e	Grep	+21	-12		PARSEC	Blackscholes	-	-		
	Kmeans	+6	-3							
NPB	Common	+1	-1		Polymer	Common	+86	-67		
	BT	+5	-2			BFS	+10	-4		
	EP	+2	-1			BP	+13	-10		
FTTook 41 days for a Ph.D. styckent +32 -30										
to re	to reduce false page sharing from 9 applications									

The memory consistency protocol allows applications to scale their performance



Results from 8 homogeneous x86 nodes


Summary: How Popcorn Linux work?

- **Compiler** generates "multi-ISA" binaries
 - text for every ISA (symbol-aligned)
 - One .data for the entire machine (symbol-aligned)
- Runtime transforms dynamic ISA-specific program state
 Stack, registers, etc, re-written on the fly
- **Operating system** migrates execution and provides a consistent execution environment across machines
 - Guarantee sequential data consistency to distributed threads

Ongoing work

- Towards a heterogeneous rack-scale system
 - Previously: ARM + x86 prototype platform
 - aarch64
 - APM883208-X1
 - 8 cores @2.4GHz
 - 16GB RAM, PCIe 8x

- x86_64
 - Intel Xeon E5-1650v2
 - 6 cores 2HT @3.50 GHz
 - 16GB RAM, PCIe 8x



Rack-scale prototype platform



Currently on-line

- 8 Intel Xeon (x86_64)
- 8 Cavium ThunderX (ARM64)

Working on

- APM X-Gene2
- IBM Power8
- RISC-V

Interconnects

- Dolphin interconnect
 - Dolphin PXH810 over PCIe up to 56Gb/s
 - Between tightly coupled nodes



- InfiniBand
 - Mellanox ConnectX-4/3 NICs and SX6036 switch up to 56Gb/s
 - Utilize Remote DMA (RDMA) feature
 - For global communication
- Ethernet
 - Based on the standard TCP/IP and sockets
 - As a standard, versatile interconnect

Ongoing work

- Towards a heterogeneous rack-scale system
- Incorporate more heterogeneity
 - IBM Power8
 - RISC-V
- Task scheduling in a heterogeneous-ISA rack
- Popcorn as a security infrastructure
 - E.g., Increase entropy to prevent ROP attacks
- Cross-ISA execution in a virtualization setting

Thank you!


* Popcorn Linux Team *

Supervising: Changwoo Min, Binoy Ravindran Compiler, runtime: Anthony Carno, Mohamed Karaoui, Robert Lyerly Kernel: Horen Chuang, <u>Sang-Hoon Kim</u>



Backup slides

Performance and energy gains over homogenous-ISA




- Workload sets drawn from HPC benchmark suite (NPB)
- Smaller the energy-delay product, the better

- ✓ Popcorn yields 30% energy savings on average (max is 66% for set-3)
- ✓ Popcorn yields 11% reduction in EDP



ISA affinity opens up opportunities

- "The Impact of ISAs on Performance," Akram and Sawalha, WDDD/ISCA'17
- "OS Support for Thread Migration and Distribution in the Fully Heterogeneous Datacenter," Olivier et al., HotOS'17




PARSEC blackscholes

Motivation

- Proliferation of
 heterogeneous-ISA platforms
 - Discrete
 - Xeon Phi, GPUs
 - Integrated On-Die/SoC
 - CPU + GPU (AMD A-series)
 - CPU + Accelerator Slices (Tilera TILEncore Gx-series)
 - CPU + GPU + DSP + ... (Qualcomm Snapdragon)
- Mix of OS & non-OS capable




Instruction Set Architecture (ISA)




Popcorn compilation

- Built on top of clang/LLVM
 - clang/LLVM 3.7.1, GNU gold 2.27 (~12.4k LoC)
 - Address space alignment (~700 LoC), post-processing (~1.7k LoC) tools
 - State transformation/migration libraries (~5.9k LoC)
 - Minor updates to musl-libc 1.1.18, libelf, and GNU OpenMP runtime



State Transformation

- How fast is state transformation?
 - Reference: typically scheduling is done at every 10 milliseconds



Migration Points




Figure 3. NPB CG number of instruc- **Figure 4.** NPB IS number of instructions between migration points. tions between migration points.




Figure 5. NPB FT number of instructions between migration points.

Significant rewriting cost: NPB example

From shared memory/OpenMP to MPI

 Benchmark
 CG
 EP
 FT
 IS
 MG

 OpenMPLOC
 1150
 297
 1106
 1108
 1481

 MPI modified
 98%
 44%
 98%
 46%
 97%


• From serial code to OpenCL

Benchmark					MG	
Serial LOC	506	163	606	454	852	
					189%	
OpenCL added	%	% Op	penCL a	nd seria	al versior	n of SNU NP


"Popcorn: bridging the programmability gap in heterogeneous-ISA platforms," A. Barbalace et al., EuroSys, 2015.

V LI

Thread migration in action




Popcorn Kernel



The Rack

- Bundle
 - The building block for "The Rack"
 - A set of nodes that are tightly-coupled each other
 - To control the latency of memory consistency protocol
- Bundles are connected via a high-speed switching interconnect



The Rack

